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Abstract—This article explores the effect of using source
follower buffers (SFB) at the output of source coupled logic (SCL)
circuits. This technique can help to improve the power-delay
product (PDP) of an SCL gate approximately by a factor of two.
The proposed approach has been applied to improve the PDP in
sub-threshold SCL circuits that have been developed for ultra-
low power applications. Designed in conventional digital 0.18µm
CMOS technology, the proposed SCL gate utilizing SFB at the
output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA
from a 0.6V supply voltage.
I. INTRODUCTION
The demand for implementing ultra-low power complex
digital circuits has made the design of logic circuits in
sub-threshold regime very attractive for many modern
applications. As it is shown in [1]-[4], it is possible to bias
the CMOS logic circuits in sub-threshold regime to achieve a
very low power consumption. In this approach, it is possible
to reduce the power consumption by reducing the supply
voltage. However, the supply voltage can not be reduced
arbitrarily: noise margin and operational requirements of
various logic circuits (such as memory cells, flip flops,
etc.) impose a lower limit on the supply voltage and thus
on the power consumption of the CMOS logic circuits [1], [2].
On the other hand, in the source coupled logic (SCL)
circuits the power consumption is controlled by the tail bias
current and the circuit speed is almost independent of the
supply voltage. Theoretically, this property can be exploited
to reduce the power consumption of SCL-based logic gates to
levels below what can be achieved with CMOS logic circuits.
However, the design of sub-threshold SCL circuits requires
special design techniques to get the desired performance
particularly when the bias current of each gate is as low as
tens of pico-Amperes [5].
This paper proposes a simple technique to improve the
power-delay product of the SCL circuits biased in deep
sub-threshold regime. To make the performance of SCL gates
comparable to their CMOS counterparts, it is necessary to
reduce the PDP of this type of circuits as much as possible.
Using more complex logic networks in SCL gates with
several stacked differential pairs is one approach to reduce
the PDP.
Section II very briefly describes the design technique ap-
plied for implementing sub-threshold SCL circuits. Section III
explores the effect of utilizing source follower buffers (SFBs)
at the output of SCL gates.
II. SUB-THRESHOLD SCL
SCL circuits are based on a simple operation principle:
the tail current ISS is switched between two branches of
a differential circuit as illustrated in Fig. 1. The switched
current is converted to voltage via the load resistances,
creating the necessary logic levels to drive the following logic
stages. This conversion is the main speed limiting factor in
SCL circuits.
For a given tail bias current ISS , the load resistance
depends on the desired output voltage swing, VSW , as
RL = VSW /ISS . Therefore, in sub-threshold regime, when
the bias current is in nano-Ampere range (or even less), the
load resistance would be in the range of hundreds of MΩ
which makes the area efficient implementation of this circuit
very difficult. Some techniques for implementing very high
value resisors in CMOS technology have been reported [6].
However, in the proposed application it is necessary to have
a very good control on the resistance value. Meanwhile, the
Fig. 1. A conventional SCL-based buffer stage and the corresponding replica
bias circuit
load device should be very small and hence exhibit very low
parasitic capacitive loading at the output.
As shown in [5], it is possible to use a pMOS device with
the bulk shorted to its drain to implement the proposed load
resistance with a very small area. Since in this configuration
VBD = 0V , the threshold voltage of the device depends on its
drain voltage. By reducing the drain voltage of the proposed
load device, the absolute value of the threshold voltage of
this pMOS device reduces and hence the device current
(ISD)increases. Therefore, this technique can be applied to
implement the desired load resistance. The resistivity of this
pMOS load, which is illustrated in Fig. 2, can be controlled
through its gate voltage. The load device can be realized with
very small size transistors, reducing the area overhead of the
load device significantly. A replica bias circuit, similar to
the one shown in Fig. 1, can be used to adjust this voltage
and hence set the output voltage swing to the desired value [7].
As the input differential pair transistors are in sub-threshold
regime, theoretically the minimum required voltage swing
would be: VSW,min ' 4−6UT (UT = kT/q, k is Boltzmann’s
constant, T is temperature, and q is unit charge). Since all
the devices are in sub-threshold regime and also the required
voltage swing does not depend on bias current, this circuit can
be applied for a very wide tail bias current range without the
need for changing the size of devices. Simulations confirmed
by measurement show that the proposed sub-threshold SCL
circuit is operational for 30pA < ISS < 200nA [5]. As the
maximum frequency of operation in this type of circuits is
proportional to the bias current [7], [8], then based on the
maximum required frequency of operation, the circuit power
consumption can simply be adjusted by tuning the bias current
accordingly.
III. UTILIZING SOURCE FOLLOWER BUFFERS
A. Speed Limitation in SCL Circuits
In [7]-[10] some analytical approaches have been proposed
for optimized designing of SCL circuits which can also be
applied in sub-threshold SCL circuits. It can be shown that
the time constant at the output node (which is the main source
for limiting the speed) depends on voltage swing and tail bias
current as:
τSCL = VSW · CL/ISS . (1)
Hence, it is expected that by reducing the tail bias current
the speed of operation also reduces. Therefore, to have a
better speed for a given tail bias current, output voltage
swing (VSW ) and load capacitance (CL) should be minimized.
Measurements on D flip flops implemented based on the idea
shown in Fig. 2, show that for a reliable operation, VSW
can be as low as 150 mV (∼ 6UT ). The other possibility
is to reduce the loading effect of CL either by reducing the
parasitic capacitances at the output node by physical design,
or by inserting a buffer stage at the output.
Fig. 2. Using very high resistivity load resistance to implement sub-threshold
SCL circuit
Fig. 3. Adding source follower buffers at the output of an SCL gate to
improve the speed of operation (SCL-SFB)
B. Using Source Follower at the Output
The output load capacitance in a complex design is gener-
ally due to the interconnections and can be as high as hundreds
of fF. In this case, using a simple buffer stage can relax
the power-delay tradeoff in the SCL circuits considerably. As
illustrated in Fig. 3, in this case the SCL core only drives
the input capacitance of the buffer stage which is composed
of the gate-drain overlap capacitance and the gate-source
contribution (strongly reduced by the Miller effect) of M3;
is therefore very low [8].
In Fig. 3, the time constant at the output node would be
τSCL−SF = CL/gm3. (2)
in which gm3 is the transconductance of M3 and since the
device is in sub-threshold regime, it can be approximated
by: gm3 ' IB/(nUT ) (n is the subthreshold slope of M3).
Neglecting the delay of SCL core in Fig. 3 (since this stage
simply drives the low input capacitance of source follower
Fig. 4. Simulation results: relative delay of the two toplogogies: γDelay =
tDelay,SCL/tDelay,SCL−SFB , (ISS = 10nA)
buffer), then
γτ = τSCL/τSCL−SFB = VSW IB/(nUT ISS). (3)
Assuming that VSW = 6UT and IB = ISS , then γτ '
4.62 which means that the time constant at the output node
improves by a factor of 4.62. In this case, the power-delay
product improves by a factor of less than 4.62, since the total
bias current of SCL-SFB is IDD,SCL−SFB = 2·IB+ISS,C >
2 · ISS . Therefore,
γPDP = PDPSCL/PDPSCL−SFB ' 2.3 (4)
Meanwhile, it should be mentioned that the time constant
calculated in (2) is based on small signal model for devices.
In large signal operation, when the gate of SFB increases and
sources some current to the output load, this equation remains
valid. However, when the gate voltage goes down and the
current source of IB should discharge the load capacitance,
then the output node will slew down by a slope of IB/CL.
This means that when the rise time improves considerably by
adding SFB, for falling transition on the output M3 will be
cutoff, and the output load will be discharged by IB .
To have a fair comparison, let’s assume that the power
consumption in both topologies is equal, i.e., both have the
same supply voltage VDD, and
ISS = 2 · IB + ISS,C (5)
γI = ISS,C/(2 · IB). (6)
then it is possible to compare the delay of these two
topologies for the same bias current level and for different
γI values. Here, γI represents the ratio of the current that
is consumed in the core of SCL gate compared to the total
bias current of source followers. When the load capacitance
is high, then the time constant at the output node is dominant
and it is preferred to have a small γI value. On the other
hand, if the load capacitance is small, a large γI value (close
to 0.5) would be preferred to have optimum total settling
time.
Fig. 5. Simulation results: relative rise time of the two toplogogies: γRise =
tRise,SCL/tRise,SCL−SFB , (ISS = 10nA)
Fig. 6. Simulation results: relative fall time of the two toplogogies: γFall =
tFall,SCL/tFall,SCL−SFB , (ISS = 10nA)
Figures 4-6 show the simulation results for the proposed
topologies. In this figure γDelay , γRise, and γFall indicate
the ratio of the delay, rise time, and fall time of the topology
shown in Fig. 2 (i.e. SCL) to the corresponding values of the
topology shown in Fig. 3 (i.e. SCL-SFB).
The delay time of these two topologies have been compared
in Fig. 4. As can be seen in this plot, the delay improves by
a factor of about two for high values of the load capacitance
(CL > 100fF ). This means that the SCL-SFB topology can
achieve a PDP two times better than a simple SCL topology
when CL > 30fF .
As illustrated in Fig. 5, the SCL-SFB topology shows
better rise time when the load capacitance gets large.
The cross point in this figure is 20fF < CL < 90fF .
For the 180nm process used in this comparison, this
loading capacitance corresponds to the parasitic capacitance
of an interconnection of ∼20-100 µm. Considering the
Fig. 7. Transient simulation results: output waveforms (top) and supply
current (bottom) for an SCL-SFB topology (ISS = 10nA)
Fig. 8. Oscillation frequency of 10-stage ring oscillators designed based on
SCL and SCL-SFB topologies (ISS=10nA)
interconnection distance, it is possible to argue that in a
practical design, the load capacitance will always exceed this
limit (20µm or CL > 20fF for the 180nm process used in
this comparison). This means that using SCL-SFB can help
to reduce the rise time, considerably. Figure 6 compares the
fall time of these two topologies. As explained in Secion
III-B, there is not a big difference between the fall times
in these two topologies. For falling edge, M3 turns off and
the load capacitance will be discharged by the bias current IB .
Fig. 7 shows the transient simulation results. While this
circuit shows a very fast rising edge at the output, the fall time
is relatively slow and the output waveform is asymmetric.
The fast rise time, as shown in Fig. 7, has been achieved at
the cost of current spikes at each rising edge. This current is
almost equal to IPeak ' gm3 · VSW which is IPeak ' 5 · IB
assuming VSW = 200mV .
Figure 8 shows the operation frequency of two ring oscilla-
tors designed based on the proposed logic topologies. As can
be seen, the oscillation frequency of the SCL-SFB topology is
much higher in high CL values, as it was expected. Based on
Fig. 8 it is possible to calculate the PDP of the two topologies.
The normalized PDP for a simple SCL gate is close to 1fJ/fF
(normalized to the load capacitance CL), while an SCL-SFB
topology shows a PDP of 0.5fJ/fF/gate in high CL values,
about two times less than simple SCL gates.
IV. CONCLUSION
We propose to use source follower buffers at the output
of source coupled logic (SCL) circuits to improve the power-
delay product (PDP). Using this technique, the PDP for SCL
circuits can be improved by a factor of two, as shown by
analytical examination and confirmed by detailed circuit level
simulations. As an example, this technique has been applied
to design ultra-low power SCL gates biased in subthreshold
regime. The simulations show that the proposed circuit de-
signed in 0.18µm digital CMOS technology, can reduce the
PDP and achieve a PDP in the order of 0.5fJ/fF/gate.
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